Pseudo-Reference Counter-Based FLL for 6 Gb/s Reference-Less CDR in 65-nm CMOS | IEEE Journals & Magazine | IEEE Xplore