Construction of Cyclic Redundancy Check Codes for SDDC Decoding in DRAM Systems | IEEE Journals & Magazine | IEEE Xplore