Local Bit-Line SRAM Architecture With Data-Aware Power-Gating Write Assist | IEEE Journals & Magazine | IEEE Xplore