Asymmetric SOI CMOS Switch With Series and Parallel Resonators to Enhance Isolation | IEEE Journals & Magazine | IEEE Xplore

Asymmetric SOI CMOS Switch With Series and Parallel Resonators to Enhance Isolation


Abstract:

In this brief, we designed an asymmetric single-pole double-throw (SPDT) switch that operates at 1.9 – 2.4 GHz. To improve the isolation in the Rx mode, which is a disadv...Show More

Abstract:

In this brief, we designed an asymmetric single-pole double-throw (SPDT) switch that operates at 1.9 – 2.4 GHz. To improve the isolation in the Rx mode, which is a disadvantage of asymmetric SPDT switches, a series and parallel resonance structure was proposed and analyzed. The proposed series and parallel resonance structure has been applied to the asymmetric SPDT switch. In addition, in order to secure the power handling capability of the switch, all transistors constituting the switch were designed to be in the on-state in the Tx mode. To verify the feasibility of the proposed structure, an asymmetric switch was designed using 130-nm partially depleted SOI CMOS process. The isolations in Rx and Tx modes were measured to be higher than 28.6 dB and 41.3 dB, respectively. The insertion loss was measured to be less than 1.79 dB in the same frequency range. The input 1-dB compression points (IP1dBs) measured at 2.2 GHz were 6.7 dBm and 38.8 dBm in Rx and Tx modes, respectively. The core size of the designed SPDT switch is 0.27 mm2.
Page(s): 1964 - 1968
Date of Publication: 13 November 2023

ISSN Information:

Funding Agency:


References

References is not available for this document.