A Variable-Clock-Cycle-Path VLSI Design of Binary Arithmetic Decoder for H.265/HEVC | IEEE Journals & Magazine | IEEE Xplore