A Highly Parallel Hardware Architecture of Table-Based CABAC Bit Rate Estimator in an HEVC Intra Encoder | IEEE Journals & Magazine | IEEE Xplore