Force Rebalance with Multi-bit Sigma-Delta implemented with FPGA for Precision Rate Sensor | IEEE Conference Publication | IEEE Xplore