A new array architecture for parallel testing in VLSI memories | IEEE Conference Publication | IEEE Xplore