Design of a BIST RAM with row/column pattern sensitive fault detection capability | IEEE Conference Publication | IEEE Xplore