Fault location in repairable programmable logic arrays | IEEE Conference Publication | IEEE Xplore