Testing of glue logic interconnects using boundary scan architecture | IEEE Conference Publication | IEEE Xplore