Design for testability and test generation for static redundancy system level fault-tolerant circuits | IEEE Conference Publication | IEEE Xplore