Scan test architectures for digital board testers | IEEE Conference Publication | IEEE Xplore