Integrating boundary scan test into an ASIC design flow | IEEE Conference Publication | IEEE Xplore