A DESIGN-FOR-TESTABILITY ARCHITECTURE FOR MULTICHIP MODULES | IEEE Conference Publication | IEEE Xplore