FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS | IEEE Conference Publication | IEEE Xplore