ON THE TESTABLE DESIGN OF BILATERAL BIT-LEVEL SYSTOLIC ARRAYS | IEEE Conference Publication | IEEE Xplore