Design of scan-based path delay testable sequential circuits | IEEE Conference Publication | IEEE Xplore