Testing CMOS logic gates for: realistic shorts | IEEE Conference Publication | IEEE Xplore