Back annotation of physical defects into gate-level, realistic faults in digital ICs | IEEE Conference Publication | IEEE Xplore