A designer's view of chip test | IEEE Conference Publication | IEEE Xplore