Accelerated compact test set generation for three-state circuits | IEEE Conference Publication | IEEE Xplore