PowerPC/sup (TM)/ array verification methodology using formal techniques | IEEE Conference Publication | IEEE Xplore