Design for primitive delay fault testability | IEEE Conference Publication | IEEE Xplore