Effective path selection for delay fault testing of sequential circuits | IEEE Conference Publication | IEEE Xplore