A scalable architecture for VLSI test | IEEE Conference Publication | IEEE Xplore