Delay fault testing of IP-based designs via symbolic path modeling | IEEE Conference Publication | IEEE Xplore