Design and implementation of a parallel automatic test pattern generation algorithm with low test vector count | IEEE Conference Publication | IEEE Xplore