Self test architecture for testing complex memory structures | IEEE Conference Publication | IEEE Xplore