Power conscious test synthesis and scheduling for BIST RTL data paths | IEEE Conference Publication | IEEE Xplore