Improved wafer-level spatial analysis for I/sub DDQ/ limit setting | IEEE Conference Publication | IEEE Xplore