Test cost reduction by at-speed BISR for embedded DRAMs | IEEE Conference Publication | IEEE Xplore