Automatic generation of design constraints in verifying high performance embedded dynamic circuits | IEEE Conference Publication | IEEE Xplore