Hierarchical data invalidation analysis for scan-based debug on multiple-clock system chips | IEEE Conference Publication | IEEE Xplore