Fault injection for verifying testability at the VHDL level | IEEE Conference Publication | IEEE Xplore