Collection of high-level microprocessor bugs from formal verification of pipelined and superscalar designs | IEEE Conference Publication | IEEE Xplore