Mitigating the effects of the dut interface board and test system parasitics in gigabit-plus measurements | IEEE Conference Publication | IEEE Xplore