An optimized DFT and test pattern generation strategy for an Intel high performance microprocessor | IEEE Conference Publication | IEEE Xplore