Interconnect delay testings of designs on programmable logic devices | IEEE Conference Publication | IEEE Xplore