Test cost reduction through a reconfigurable scan architecture | IEEE Conference Publication | IEEE Xplore