A DFT technique for delay fault testability and diagnostics in 32-bit high performance CMOS ALUs | IEEE Conference Publication | IEEE Xplore