Test scheduling for network-on-chip with BIST and precedence constraints | IEEE Conference Publication | IEEE Xplore