Achieving sub 100 DPPM defect levels on VDSM and nanometer ASICs | IEEE Conference Publication | IEEE Xplore