Hierarchical DFT with enhancements for AC scan, test scheduling and on-chip compression - a case study | IEEE Conference Publication | IEEE Xplore