Interconnect Delay Fault Test on Boards and SoCs with Multiple Clock Domains | IEEE Conference Publication | IEEE Xplore