Efficient simulation of parametric faults for multi-stage analog circuits | IEEE Conference Publication | IEEE Xplore