Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks | IEEE Conference Publication | IEEE Xplore