Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs | IEEE Conference Publication | IEEE Xplore