Testing 3D chips containing through-silicon vias | IEEE Conference Publication | IEEE Xplore