Capture power reduction using clock gating aware test generation | IEEE Conference Publication | IEEE Xplore